Single Channel Successive Approximation ADC to Realize High Differential Linearity
نویسندگان
چکیده
منابع مشابه
1.8V 0.18µm CMOS Novel Successive Approximation ADC
With the increased sophistication of System-on-Chip (SOC) architectures comes an increased need for low power Analog to Digital converters. These converters have many uses including Built-in-Self-Test (BIST) applications. In this paper, we present a novel Successive Approximation ADC. We show how one can utilize an existing DAC structure on an SOC to realize an effective Analog-to-Digital conve...
متن کاملsignal specific successive approximation analog to digital converter
چکیده: در میان انواع متفاوتی از مبدل های آنالوگ به دیجیتال که تا کنون معرفی شده اند، مبدل های آنالوگ به دیجیتال تقاریب متوالی(sar ) به علت سادگی ساختار و همچنین توان مصرفی کم، همواره یکی از پرکاربرد ترین مبدل های آنالوگ به دیحیتال در کاربرد های بایومدیکال بوده اند. به همین دلیل تاکنون روش های متعددی برای کاهش هرچه بیشتر توان مصرفی در این مبدل ها ارائه شده است که در اکثر آنها توجهی به مشخصات سی...
15 صفحه اولA Low-Power, Small-Size 10-Bit Successive-Approximation ADC
A new Successive-Approximation ADC (Analog-toDigital Converter) was designed which not only consumes little power, but also requires a small chip area. To achieve those goals, both comparator and internal DAC (Digital-to-Analog Converter) have been improved. The ADC was designed in a 1.2 μm CMOS double-poly double-metal n-well process. It performs 10-bit conversion with 67 dB SFDR. Power consum...
متن کاملMT-021 ADC Architectures II: Successive Approximation ADCs
The successive approximation ADC has been the mainstay of data acquisition systems for many years. Recent design improvements have extended the sampling frequency of these ADCs into the megahertz region with 18-bit resolution. The Analog Devices PulSAR family of SAR ADCs uses internal switched capacitor techniques along with auto calibration and offers 18-bits at 2 MSPS (AD7641) on CMOS process...
متن کاملChannel linearity mismatch effects in time-interleaved ADC systems
A time-interleaved ADC system is an effective way to implement a high-sampling-rate ADC with relatively slow circuits. In the system, several channel ADCs operate at interleaved sampling times as if they were effectively a single ADC operating at a much higher sampling rate. Mismatches among channel ADCs degrade SNR and SFDR of the ADC system as a whole, and the effects of offset, gain and band...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Transactions of the Society of Instrument and Control Engineers
سال: 2000
ISSN: 0453-4654
DOI: 10.9746/sicetr1965.36.463